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In this work we study the use of amorphous silicon (a-Si:H) layers as an alternative to 
silicon nitride for passivating the surface of crystalline silicon (c-Si) wafers. Intrinsic 
and doped amorphous silicon layers were deposited by Plasma-Enhanced Chemical 
Vapour Deposition onto n and p-type crystalline float-zone silicon wafers. Quasi-
Steady-State Photoconductance measurements of the c-Si/a-Si:H samples were 
used to measure the effective carrier lifetime and surface recombination velocity 
before and after thermal annealing at temperatures from 250oC to 350oC. The 
effective lifetime is shown to increase dramatically after annealing for n- and p-type 
float-zone wafers when intrinsic a-Si:H is used to passivate the surfaces. However, 
the surface passivation for samples using doped a-Si:H layers is shown to be poor. 
Also, passivating hydrogen bonds from the heterojunction and the a-Si:H is shown to 
decrease with increasing temperatures, without detrimental effects from blistering 
which generally cause the effective carrier lifetime to decrease. This is attributed to 
the 500nm and 900nm a-Si:H layer thickness used. 
1. INTRODUCTION 
The use of hydrogenated amorphous silicon (a-Si:H) to form a heterojunction with crystalline silicon (c-
Si) wafers has attracted interest within the photovoltaic community owing to the high efficiencies 
resulting from the excellent surface passivation of the c-Si. The Sanyo HIT (heterojunction with 
intrinsic thin-layer) solar cell has been reported to have cell conversion efficiencies as high as 21.0% 
Kawamoto et al (2001). Additionally, high open-circuit voltages (Voc = 719mV) have been obtained 
from these HIT cells which have an intrinsic/p-type a-Si:H layer stack on n-type c-Si substrates. This 
very high voltage indicates extremely low recombination losses. When the substrate is replaced with 
p-type c-Si, the result is a lower efficiency of 14.1%, Jensen et al, (2002) with Voc= 655mV. This 
indicates that the electronic properties of the a-Si:H(i)/c-Si(p) interface are quite poor when compared 
to n-type c-Si. These properties tend to worsen when doped a-Si:H is used as the passivating layer 
instead of intrinsic material.  
 
The passivation of c-Si surfaces by materials other than the traditional thermally-grown silicon-oxide 
layer has led to significant process flexibility and, for some materials, improvement in the electronic 
properties and conversion efficiency of solar cells. Plasma-Enhanced Chemical Vapour Deposited 
(PECVD) SiN has gained popular use since it provides reasonable surface passivation. More 
importantly for industrial multicrystalline silicon cells, PECVD SiN contains hydrogen which can diffuse 
throughout the wafer and passivate defects. However, its reliance upon fixed charges to provide field-
effect surface passivation can be problematic. These charges produce parasitic shunting between the 
inversion layer and rear metal contacts, which deteriorates the fill factor, Dauwe et al, (2002). A-Si:H 
however does not rely upon fixed charges to passivate the surface, and hence does not cause this 
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parasitic shunting.  
 
Therefore it seems that a useful application of a-Si:H films would be as a rear passivating film for c-Si 
cells. This also avoids the problem of absorption of visible light, which is greater in a-Si:H than SiN 
films, making them unsuitable for front surface passivation (unless very thin). Nevertheless, the 
presence of the emitter at the front surface means that it is not as sensitive to surface passivation as 
an un-diffused surface. By retaining the SiN film on the front, the benefits of bulk hydrogenation are 
also kept. In addition, the superior surface passivation properties of a-Si will be most beneficial at the 
rear surface, which could remain un-diffused, therefore allowing the removal of Al back-surface-fields, 
which provide only moderate surface passivation. High-quality rear surface passivation will become 
more important as wafer thicknesses decrease. The high temperature annealing, which is required to 
form the back-surface field, is also avoided, Voz et al (2004). Another advantage of a-Si:H over SiN for 
rear-surface passivation is the lower deposition temperature, further reducing the overall thermal 
budget of the processing.  
 
 
In this paper the surface recombination velocity is investigated for both p- and n-type crystalline silicon 
substrates which have been passivated by intrinsic and doped a-Si:H thin films. N-type c-Si wafers 
with intrinsic a-Si:H layers have been shown to provide the best results, in agreement with Dauwe et al 
(2002). Thermal annealing of samples was used to analyse the diffusion of the hydrogen throughout 
the a-Si:H layer and the extent to which the c-Si surface passivation is changed.  
1.1. Experimental  
Single-crystalline, shiny etched, (100)-orientated FZ, p- and n-type wafers with an approximate 
thickness of 300µm and a typical resistivity of 1.5-3 Ωcm were used. Prior to the deposition of intrinsic 
and doped a-Si:H layers, the wafers underwent standard  HF/HNO3 etching until shiny, and were then 
RCA cleaned. Each sample was allowed to develop a native oxide again before deposition of any 
amorphous layers. 500nm and 900nm thick a-Si:H layers were deposited onto both sides of the c-Si 
wafers in a PECVD system (Murdoch University, custom-built) using a microwave frequency of 
13.56MHz. The deposition parameters chosen for this initial study were: temperature: 230oC; pressure 
600mTorr; rf power: 5W. The thin-films thicknesses were confirmed later using ellipsometer 
measurements at 633nm and with deviations from the desired thickness of ±50nm. 
 
Quasi-Steady-State (QSSPC) and Transient (PCD) Photoconductance measurements (Sinton & 
Cuevas, 1996) were taken to determine the effective excess carrier lifetime. This system uses a flash 
lamp that uniformly illuminates the sample, homogeneously generating carriers across the c-Si 
substrate. While most measurements were conducted by QSSPC, transient measurements were also 
taken for some samples that had particularly high effective lifetimes. The effective lifetime was used to 
calculate the surface recombination velocity Seff, at an excess carrier concentration of 1015cm-3, using 
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where the ambipolar diffusion coefficient Da = (n + p)/ (n/Dp + p/Dn) with electron and hole diffusion 
coefficients of Dn=32cm2/s and Dp = 11.5cm2/s for the p-type samples, and Dn=34.2cm2/s and 
Dp=11.9cm2/s for the n-type samples. The other parameters are the wafer thickness W, c-Si bulk 
carrier lifetime τb and the measured effective carrier lifetime τeff. The bulk lifetime was determined from 
the model of Kerr and Cuevas for the appropriate doping and excess carrier concentrations (Kerr and 
Cuevas, 2002). 
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Samples were produced to study the effect of post-deposition annealing on the effective lifetime. This 
was of critical importance as current research give results for samples which underwent a 1% HF dip 
immediately prior to deposition of the a-Si:H layer. Whilst annealing is generally not needed in these 
cases, improvements in surface passivation from low temperature (250oC) thermal annealing is 
apparent. This work centers on using thicker a-Si:H layers to passivate the c-Si surface, 500nm and 
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900nm instead of 30nm. Thermal annealing was performed in a quartz furnace at a variety of 
temperatures, with all annealing times cumulative. 
1.2. Results  
Optimisation of post-deposition annealing temperature and time 
 
The post-deposition annealing temperature and time, which provides the highest effective carrier 
lifetimes, is determined by the deposition conditions. Therefore, the optimisation of anneal 
temperature and time will be affected by the type of c-Si and a-Si:H used to form the heterojunction, 
as the deposition process will produce variations in both the interface and the thin-layer material. 
Optimisation of these parameters was not done for the results reported here. To allow direct 
comparison between samples, effective lifetimes were mostly measured at an injection level of 1015cm-
3. However, some samples with very low lifetimes could not be measured at this carrier density.  
 
Based on results by Dauwe et al (2002), the passivation of the c-Si(n) surface by a-Si:H(i) was 
expected to be excellent directly after deposition, with lifetimes greater than 1ms. However, the 
presence of the native oxide prior to deposition is assumed to prevent surface passivation by 
hydrogen from the a-Si:H layer, leading to lower lifetimes than those reported by Dauwe. As can be 
seen in Fig. 1, the preliminary τeff of all samples was below 30µs. Initial annealing showed remarkable 
increases in τeff after just 10 minutes of annealing at 300oC for the c-Si(n)/a-Si:H(i) to levels 
approaching those initially expected. However, there were also similar noticeable increases in c-Si(p) 
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Figure 1: Measured effective carrier lifetimes as a function of anneal temperature and time. The 
c-Si(n)/a-Si:H(i) wafers show significant increase after annealing (~700% improvement). C-
Si(p)/a-Si:H(i or n) show marked improvement of 130µs from 3µs (~433% increase).  Repeated 
annealing at these temperatures shows further improvements in surface passivation. 
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Although temperatures used for thermal annealing significantly exceeded the deposition temperature 
there was a general improvement in the surface passivation of the wafers without any ‘blistering’, this 
is attributed towards the sufficiently thicker a-Si:H layer. A second thermal anneal further improved the 
passivation, with all but the a-Si:H(i)/c-Si(p) wafer continuing to show improvement at 320oC. 
However, repetition of this temperature causes a reduced lifetime in all wafers using intrinsic a-Si:H 
layers. Those employing a n-doped a-Si:H layer appear to stabilise from this temperature and 
onwards. The degradation in the remaining samples is shown to improve once again when a 
temperature of 340oC is used for a 10-minute thermal anneal. It should be noted that the wafers 
shown in Fig. 1 have had cumulative annealing which will contribute to hydrogen depletion both at the 
heterojunction and in the thin film. Once the limit of 340oC for a-Si:H is reached, further thermal 
annealing results in a loss of all perceptible surface passivation. The optimisation of the deposition 
parameters and the post-deposition annealing for thin film passivating layers of this thickness would 
seem a crucial step in the reaching the maximum effective carrier lifetime. Martin et al (2004) reports 
the intrinsic layer deposition conditions can strongly affect the recombination rate. Subsequent 
changes in pressure and RF power were shown to improve the measured τeff.  
 
Dauwe et al. (2002) reported that annealing at temperatures 300≥ oC caused blistering as a result of 
accumulated molecular hydrogen, in turn giving poorer surface passivation Dauwe et al, (2002). 
Dauwe goes on to state that this can be avoided by depositing thinner a-Si:H films and lower 
annealing temperatures. However, the results here show that significantly thicker layers can also be 
used without incurring blistering (500nm instead of 30nm used by Dauwe), although this is likely to 
also depend on the hydrogen concentration of the films. 
 
The growth of a native oxide on the surface of the wafers presented in this paper, prior to deposition, 
may inhibit the successful passivation of the c-Si surface during deposition, with hydrogen forming 
bonds with the oxide layer rather than the dangling bonds presented by the c-Si surface. Thermal 
annealing allows the hydrogen to diffuse towards the interface. Repeated thermal annealing results in 
hydrogen diffusing away from the interface and a loss of surface passivation, as overall hydrogen 
content in the thin film layer is depleted. The thermal annealing regime employed for thinner (500nm) 
a-Si:H deposited wafers with native oxides prior to the depositions was repeated, however with lower 
starting temperatures with the results shown in Figure 2. Although, lifetimes have been measured thus 
far, to reach lifetimes similar to those above (Fig.1), the thinner a-Si:H were more susceptible to 
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Figure 2: Measured effective minority carrier of a-Si(i)/c-Si(n) wafers for characteristic 
annealing temperatures. The same effective gains in lifetime can be obtained at lower 
temperatures with increased cumulative thermal anneal times. Each wafer is given a 10min 
thermal anneal before their carrier lifetime is measured. The steady increase in carrier lifetime  
has presented a 420% increase. 
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Using equation (1) the surface recombination velocity (Seff) is calculated from QSSPC measurements 
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of the effective carrier lifetime after each thermal anneal period using diffusivity coefficients and bulk 
lifetimes as stated previously. Whilst all wafers apparently have an effective infinite Seff before the 
thermal annealing regime, the noticeable decrease from over 1000cm/s to below 100cm/s after two 
annealing steps at 300oC is quite significant (see Fig 3). Whilst a-Si:H(i)/c-Si(n) wafers showed the 
lowest Seff in agreement with Dauwe, the substantial decrease in c-Si(p) wafers using both intrinsic 
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Figure 3: Measured SRVeff (calc. form Eqn. 1) as thermal annealing temperature increases. 
Cumulative annealing near a-Si:H threshold temperature results in a decrease in the SRVeff. 
Note: the grey area denotes a break between annealing regimes. 
 
Whilst the greater tolerance for higher temperatures in thermal annealing is of benefit, particularly the 
minimal loss in surface passivation from repeating the annealing process, the fundamental upper 
temperature limit near 340oC of a-Si:H remains. If temperatures exceed this, epitaxial regrowth or 
formation of local crystallization within the a-Si:H can occur. This may correspond to further 
deterioration in the electrical properties of the interface as the pseudo a-Si:H begins to assimilate 
some of the order of the c-Si surface, as heterojunction broadening results in poorer Seff. Since the 
ability of the thin film layer is to passivate the c-Si surface is limited by hydrogen content, a factor 
dependent upon the thickness of the film, the ideal thin film thickness and its associated hydrogen 
content is critical.  
 
Fourier Transform Infrared (FTIR) spectroscopy was used to determine the extent to which the 
hydrogen bonds in a-Si:H and c-Si are changing with the subsequent increases in temperature and 
cumulative time in the annealing process. Non-passivated n- and p-doped FZ wafers were used to 
provide background measurements so that the passivation of dangling bonds by hydrogen can be 
measured at each stage of the annealing process. 
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Fig 4. Measured effective carrier lifetimes for 5 min cumulative annealing for c-Si(n) wafers with 
500nm thick a-Si(i) layer. Normalised FTIR for sample C is also shown with marginal decreases 
in the relative % of hydrogen within the thin film layer (a-Si-H bond) and at the heterojunction 
(c-Si-H bond).  
Figure 4. shows the increased effective carrier lifetimes of samples C and D after thermal annealing 
with a duration of 5 minutes have given similar improvements as those which were annealed for longer 
durations at the same temperatures. There is a delay in the effect of thermal annealing at lower 
temperatures, due to the time required for the samples to reach the anneal temperature from ambient. 
As this temperature is increased the effects from thermal annealing become more significant, with 
rapid increases in effective carrier lifetimes. The blistering effect that occurs when a-Si:H layers are 
exposed to prolonged annealing or high temperatures is avoided by using the above durations. 
However, the thickness of the a-Si:H layers in samples A and B (see Fig.2) began to show signs of 
this blistering without degradation in effective carrier lifetimes at temperatures below 3100C. The 
effective lifetime of wafer C (Fig. 4) has also obtained lifetimes equivalent to those shown in figure 1, 
however at lower temperatures and anneal times. 
 
Improvements in surface passivation of these samples is highly dependent upon the hydrogen content 
at the heterojunction surface, which determines the number of dangling bonds passivated without 
depletion of the hydrogen from the a-Si:H layer due to the annealing process. As thermal annealing is 
continued, effective carrier lifetimes increase whilst marginal decreases in the relative hydrogen 
concentration are observed. For wafers shown in Figure 1, the threshold hydrogen concentration 
levels have been surpassed when the a-Si:H thermal limit is exceeded, resulting in almost no 
passivation of the c-Si, and substantial loss of the heterojunction. A-Si:H depositions at 250oC have 
shown to provide distinct heterojunctions Wang et. al (2004).  
1.3. Conclusion 
In this work we investigated the surface passivation of n- and p-doped c-Si wafers using intrinsic and 
doped a-Si:H thin films layers deposited directly onto the surface of the wafers, without removing the 
native oxide immediately prior to deposition. A-Si:H layers of two thicknesses 500nm and 900nm were 
deposited and subjected to repeated and cumulative annealing for increasing temperatures for set 
lengths of time. QSSPC was used to measure the effective carrier lifetimes at carrier concentrations of 
1015cm-3 where possible.  
 
The excellent surface passivation of intrinsic a-Si:H on n-type c-Si and its improvement after annealing 
at ≤ 250oC is well known. However, the previously observed degradation above this thermal annealing 
temperature apparently does not apply to the thicker films used here, and may be restricted to thin film 
layers less than 100nm. For the a-Si:H films investigated in this research the 500nm and 900nm thick 
layers were sufficient to demonstrate similar increases at annealing temperatures exceeding 300oC, 
without decreases in lifetime from blistering. Although repeating thermal annealing temperatures have 
shown temporary loss in carrier lifetime, further increase in the annealing temperature can reclaim this 
loss in surface passivation. The thermal limit of a-Si:H restricts this annealing process, requiring the 
optimisation of temperature and time to be investigated.  
 
Despite the generally accepted poorer passivation intrinsic and doped a-Si:H on the surface of p-type 
c-Si, the thermal annealing process employed in this research demonstrated a significant 
improvement for our samples. Whilst not as high as increases from thermal annealing of a-Si:H(i)/c-
Si(n) wafers, there remains an overall improvement with a stability that the n-type c-Si wafers do not 
demonstrate at these higher temperatures. Rather, the stability of n-type wafers appears to be 
restricted to lower annealing temperatures (<320oC), explaining the poorer results reported by others 
using both thinner wafers and higher temperatures. 
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FTIR measurements were used in situ to the thermal annealing regime to identify any decrease in the 
relative a-Si-H and c-Si-H bonds as a measure of overall effective hydrogen concentration for surface 
passivation. The dependence of the hydrogen content both in the thin film and at the heterojunction is 
of vital importance to the surface passivation of c-Si. Preliminary investigation into this effect showed a 
marginal decrease in the relative hydrogen a-Si and c-Si bonds with corresponding increases in the 
effective carrier lifetimes. At this stage the loss in surface passivation has not occurred in samples 
tested.  
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